Fault tolerant mapping onto VLSI/WSI processor arrays

Borut Robi<=c and Jurij <=Silc

Jo<=zef Stefan Institute, Computer Systems Department
Jamova 39, 61111 Ljubljana, Slovenia
E-mail: [email protected]

Technical Report CSD-94-7 May 1994